NO.85-06

# YM3805

Signal Processor & Controller for Compact Disc Player (SPC)

### ■ OUTLINE

The YM3805 is a compact disc player signal processor (SGP) and servo controller CMOS LSI developed by Yamaha.

The YM3805 carries out the digital filtering and other signal processing useful for optical pick-up EFM signal demodulation and erroneous signal detection and correction and improved audio quality, as well all servo control (e. g., focus, disc, tracking, feed).

It is used in conjunction with the special serial input DAC YM3015 or YM3020.

#### **■ FUNCTIONS**


- 1. Simple external connection of a crystal activates reference clock oscillations and the necessary internal timing signals.
- 2. Digitalizes the EFM signal, and based on that carries out clock playback and synchronizing signal isolation.
- 3. EFM demodulates this digital signal.
- 4. Isolates the Q sub-code from the EFM demodulated signal and, after carrying out a CRC check, outputs it to an external microprocessor.
- 5. Outputs a frame phase difference signal derived from the replayed clock and the reference clock and controls the rotation speed of the disc motor.
- 6. Carries out tracking as well as feed servo control for calling up the beginning of a selection and for fast forward, etc., upon input of a command from an external microprocessor.
- 7. Uses EFM demodulated signal buffering to absorb fluctuations in the rotation of the disc and interfaces the external RAM and signals (±4 frame jitter absorption).
- 8. Carries out unscrambling and de-interleaving of EFM demodulated signals in a set order.
- 9. Detects erroneous signals and corrects them and performs flag processing as well (double-error correction).
  - Performs signal compensation, hold, and even muting.
- 10. Carries out digital filtering (signal break at 20 KHz) by doubling the sampling period (88.2 KHz for both the left and right channels), outputting a DAC signal. (Modes in which digital filtering is not carried out are also available.)

### **■ FEATURES**


- 1. Silicon gate CMOS construction
- 2. 80 pin flat plastic package (saves space)
- 3. 5 V single power supply

NIPPON GAKKI CO., LTD.-

### ■ TERMINAL DIAGRAMS



### **■ BLOCK DIAGRAM**



1

### ■ MAIN FUNCTIONS


- Clock oscillation (Crystal)
- Timing control
- Clock playback (VCO)
- Synchronous detection
- EFM signal demodulation
- Sub-code output
- Q code CRC
- μCOM interface
- Focus servo control
- Disc servo control
- Tracking servo control
- Feed servo control
- EFM demodulated signal buffering
- RAM adress control (±4 frame jitter absorption)
- C1, C2 error detection, correction, and flag processing
- DATA control (compensation and muting)
- Dital filtering
- DAC output

#### **■ PIN FUNCTIONS**

(


### 1. Clock Oscillation 79 XIN, 80 XOUT

Oscillation is obtained by connecting crystal oscillators (8.6436 MHz) between the two terminals and between the terminals and GND, with capacities of 20<sub>PF</sub>.




### 2. EFM Signal External Circuit 8 EFMI, 7 EFMX, 6 EFMX

Inputs an appropriate level (1-2 VPP) optical pick-up signal at the EFMI terminal. Oscillation band limited reciprocally antiphase signals are generated from  $\overline{\text{EFMX}}$  and EFMX. These carry out slice level control.



### 3. Clock Playback Circuit 4PCO, 3 VCOI, 2VCOX

Connecting an LC resonance circuit between VCOI and VCOX carries out clock oscillation (8.6436 MHz on average). The PCO terminal output is the phase difference of the clock and EFM pattern at polarity switchover. This unit is equipped with a variable capacity diode to boost the frequency when the polarity is positive, enabling playback of the clock.




)

### 4. Synchronized Uniform Signal 10 SYEQ

This terminal is used to check that "H" is obtained when the synchronizing signal detected from the EFM pattern and the internal counter synchronizing signal coincide.


### 5. EFM Demodulated Signal Check Test Output 27 CK, 28 DATA, 29 DSY

CK denotes the clock that divides the VCO into 2; 4.3218 MHz on average. DATA consists of this clock's Bit Rate serial signal; the 17 Bit length includes EFM demodulated signal (8 Bits) and data control signal (5 Bits). DSY is the synchronizing signal that goes to "H" when timing coincides with peak signal. These 3 terminals are used for testing.



### 6. Sub-code Output 30 SUB, 31 VFSY, 35 RCK

VFSY is the synchronizing signal output that combines the frame and the sub-code frame (98 frame). A change from "H" to "L" in this signal is picked up externally and, when an 8-rotation clock is transmitted to the  $\overline{RCK}$  terminal, the sub-code  $P \sim W$  can be read into the bit serial from the SUB output terminal.



LSB

NQ


ΜZ

FCO


# 7. Q Code Output System 35 WQ, 36 R/W, 37 DOUT, 39 SCK

DOU	T Contents		MSB				
1	Internal STATE		SIGN	<b>S</b> 2	Sı	8F	4F
2 3 4 5 6 7 8 9 10	CONT TN  M SE FRA P-C AM AS AFR	K IN EC AME ODE IIN EC	SIGN S2, S1 8F, 4F MZ FCO NQ	: S : F : I : F	earch i	slippage otor sto	;

With  $\mu$ COM, if WQ "H" is detected and an  $\overline{SCK}$  transmitted, the above data can be read into the bit serial from the DOUT. Returning R/W to "H" after  $\overline{SCK}$  clock transmission completes the process.




## 8. μCOM Command System 36R/W, 38DIN, 39SCK



)

)


It is necessary to input an SPC initializing command ("H" for T4, otherwise "L") after the power has been turned on.



# 9. Focus Servo System Input 14FZC-15FRF, Output 13FCS

These terminals are to be used for drawing in the focus servo.

The FCS signal is the signal that draws in the focus. When the point of focus is reached, the drawing in is halted if an FZC signal is activated and an FCO flag is dropped upon receipt of an FRF signal detecting a reflection.




## 10. Disc Servo System 11DM+, 12DM-

DM + and DM - take 1 frame as their period and constitute the PWM output. Entering DM + and DM - at the same time does not obtain "H".

Under the stable PLAY conditions, a resolution of 925 ns, or 1/147 of a frame, obtains.

# Command and disc servo internal mode and output combinations

COMMAND	0,1	2	3-0	3-1/2	4~7		dm ± signal	
MODE	OFF	HOLD	ACC	BRK	ACC	AFC	PLL	DUTY
DM+			0		0	0	0	128/147
DM + (PWM)		0					0	1~127/147
NO OUTPUT	0		0	0	0	0	0	0
DM - (PWM)							0	1~127/147
DM-				0		0	0	128/147




## 11. Tracking Servo System Input 16 HF, 17 TER


### Output 19TROF, 20TRGL, 21 TRHD, 22 KP+, 23KP-

Samples changes in HF signal oscillation band at tracking error signal TER zero gross point when cross-cutting a track under search and outputs a TROF signal. The servo comes on and goes off depending on changes in the level of this signal, thereby easily controlling the track.

Outputs KP + or KP - to carry out tracking, outputting TRHD during this time and holding the tracking error signal.


The TRGL signal is designed to increase tracking gain after kick completion.





# 12. Feed Servo System 24FEOF, 25 FEM+, 26FEM-

FEM + and FEM - signals are output as high-speed feed signals. To cut off the feed servo during this time, an FEOF signal is output.




Command	0,2,3	1-0	1-1/2	4,5,6		
FEOF						<del></del>
FEM+						
FEM-						
Pattern (repeti- tion rotations vary with serch mode time dif- ference)				(time units in milliseconds)	34.8	34.8
Command search mode				7-0, 1, 2 7-4, 5, 6	7-3	7-7

# 13. RAM Connections 40A0~53A10, 51 WE, 52 OE, 54D8~861D1


All are connected to the RAM and comprise the address, input control signals, and data signals.

SPC is outputting when  $\overline{WE} = "L"$  and inputting when  $\overline{WE} = "H"$ .



# 14. Crystal Clock Synchronizing Signal 75 XFSY

7.35 KHz frame synchronization signal.



# 15. C1, C2 Error Correction Check Test Signal 73 EFLG

This is the C1, C2 error correction circuit test terminal.

C1/C2	F2	Fl
No error	0	0
Single-error correction	0	1
Double-error correction	1	0
Correction impossible	1	1

22.7µS	22.7µS	—	frame 136µS 22.7µS	<del></del>
C1F1	C1F2	C2F1	C2F2	

# DATA Control Circuit and Serial Signal Output 34 φ2, 66 SDO, 67 SDSY, 69 TESTA 71 TESTC


φ2 denotes 2.1609 MHz crystal clock.

SDO uses  $\phi 2$  Bit Rate DAC serial output signals; left channel 24 Bit, right channel 25 Bit, LSB first.


 $\overline{\text{TESTA}}$  and  $\overline{\text{TESTC}}$  are normally conducted on "H" and the SDO on output; on  $\overline{\text{TESTA}}$  =  $\overline{\text{TESTC}}$  = "L" with the same format, input is available to the digital filter.

SDSY is the synchronizing signal. SDO is "H" for the left channel and "L" for the right channel.

For discrete erroneous data (left and right channels independent)



For continuous erroneous data (left and right channels independent)




DCL (volume 0 command) (left and right channels in tandem)


Nolume

22.7µS

DCL



### Serial Output Signal Format




17. DAC Interface 65QOUT, 64 QSYNC, 76 SAMP1, 77 SAMP2, 68 φ 4, 63 DFOF


The DAC serial output signal QOUT is 16 bit serial data synchronized to a 4.3218 MHz
(φ 4) build-up and output by a 2's Comp format. (Refer to the diagram. The LX channel and RX channel show data that has been compensated by means of digital filtering.)

When the DFOF terminal is open, the data rate is 88.2 KHz (44.1 KHz plus or minus 20 KHz band suppression) for L ch and LX ch as well as for R ch and RX ch.

When DFOF terminal "L", LX = L, RX = R; offootivo data rate is 44.1 KHz.

QSYNC is the output synchronizing signal and denotes the L and LX output period when "L" and R and RX output period when "H" SAMP 1 and SAMP 2 are the L and R channel sampling signals.





### 18. Deemphasis Signal 62DEP

Deemphasis is necessary when the frequency characteristics control signal is "H".

# 19. Test Terminals 69 TEST A, 70 TEST B, 71 TEST C, TEST D, 8 TCL

These comprise the several test terminals and normally read "H" with PULL-UP resistance. They need not be connected.

### **■ ELECTRICAL CHARACTERISTICS**

### **Absolute Maximum Ratings**

ITEM	SYMBOL	RATING	UNITS
Supply voltage	VDD	$-0.3 \sim +7.0$	v
Input voltage	VI	$-0.3 \sim V_{DD} + 0.5$	v
Operating temperature	Тор	−20 ~ +75	°C
Storage temperature	Tstg	−50 ~ +125	°C

### **Recommended Operating Conditions**

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNITS
Supply voltage	VDD	4.75	5.00	5.25	V
Operating temperature	Тор	0	25	75	°C

#### **Electrical Characteristics**


ITEM	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	REMARKS
Supply current	IDD	$V_{DD} = 5V$		25	40	mA	
Output high level voltage	Voh	IOH = 20μA	4.0			v	
Output low level voltage	Vol	IOL = 1 mA			0.4	v	
Input high level voltage (1)	ViHi		3.5			v	(Note 1)
Input low level voltage (1)	VILI				1.5	v	(Note 1)
Input high level voltage (2)	VIH2		2.0			v	(Note 2)
Input low level voltage (2)	VIL2				0.8	v	(Note 2)
Input leakage current	ILK	VI = 5V			10	μΑ	!

Condition: VDD =  $5.0V\pm5\%$ , Top =  $+0 \sim 70$ °C

Note 1: Applicable to terminals 3.VCOI 8.EFMI 14.FZC 15.FRF 16.HF 17.TER.

Note 2: Applicable to terminals  $33.\overline{RCK}$  38.DIN  $39.\overline{SCK}$  54.D8- 61.D1.

### ■ OUTLINE DIMENSION



The specifications of this product are subject to improvement changes without prior notice.

